Sciweavers

1421 search results - page 112 / 285
» Designing system on a chip products using systems engineerin...
Sort
View
IADIS
2004
13 years 10 months ago
A New Performance Evaluation Technique for Web Information Retrieval Systems
The performance evaluation of an information retrieval system is a decisive aspect for the measure of the improvements in search technology. Our work intends to provide a framewor...
Fidel Cacheda, Francisco Puentes, Victor Carneiro
EUROSYS
2007
ACM
14 years 6 months ago
Thread clustering: sharing-aware scheduling on SMP-CMP-SMT multiprocessors
The major chip manufacturers have all introduced chip multiprocessing (CMP) and simultaneous multithreading (SMT) technology into their processing units. As a result, even low-end...
David K. Tam, Reza Azimi, Michael Stumm
CODES
2009
IEEE
14 years 23 days ago
Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems
Field-Programmable Gate Arrays (FPGAs) have become promising mapping fabric for the implementation of System-on-Chip (SoC) platforms, due to their large capacity and their enhance...
Vincenzo Rana, Srinivasan Murali, David Atienza, M...
TVCG
2010
180views more  TVCG 2010»
13 years 7 months ago
Result-Driven Exploration of Simulation Parameter Spaces for Visual Effects Design
—Graphics artists commonly employ physically-based simulation for the generation of effects such as smoke, explosions, and similar phenomena. The task of finding the correct par...
Stefan Bruckner, Torsten Möller
RSP
1998
IEEE
162views Control Systems» more  RSP 1998»
14 years 1 months ago
The STEP Standard as an Approach for Design and Prototyping
STEP is an ISO standard (ISO-10303) for the computerinterpretable representation and exchange of product data. Parts of STEP standardize conceptual structures and usage ofinformat...
Alain Plantec, Vincent Ribaud