Sciweavers

2546 search results - page 12 / 510
» Designing the Future
Sort
View
NOCS
2010
IEEE
13 years 7 months ago
Physical vs. Virtual Express Topologies with Low-Swing Links for Future Many-Core NoCs
The number of cores present on-chip is increasing rapidly. The on-chip network that connects these cores needs to scale efficiently. The topology of on-chip networks is an importan...
Chia-Hsin Owen Chen, Niket Agarwal, Tushar Krishna...
CODES
2011
IEEE
12 years 9 months ago
Memory controllers for high-performance and real-time MPSoCs: requirements, architectures, and future trends
Designing memory controllers for complex real-time and highperformance multi-processor systems-on-chip is challenging, since sufficient capacity and (real-time) performance must b...
Benny Akesson, Po-Chun Huang, Fabien Clermidy, Den...
ICAD
2004
13 years 11 months ago
External Auditory Representations of Programs: Past, Present, and Future an Aesthetic Perspective
This paper provides a summary of previous work done in the area of external auditory representations of programs (known as program auralisation). A brief historical review is give...
Paul Vickers
CCR
2010
196views more  CCR 2010»
13 years 7 months ago
OFDMA in the field: current and future challenges
OFDMA will be the predominant technology for the air interface of broadband mobile wireless systems for the next decades. In recent years, OFDMA-based networks based on IEEE 802.1...
Andreas Maeder, Nader Zein
BCSHCI
2007
13 years 11 months ago
A pattern-based usability inspection method: first empirical performance measures and future issues
The Usability Pattern Inspection (UPI) is a new usability inspection method designed for the added downstream utility of producing concrete design recommendations. This paper prov...
Martin Schmettow, Sabine Niebuhr