Sciweavers

2546 search results - page 347 / 510
» Designing the Future
Sort
View
ICCD
2006
IEEE
124views Hardware» more  ICCD 2006»
16 years 1 months ago
Customizable Fault Tolerant Caches for Embedded Processors
Abstract— The continuing divergence of processor and memory speeds has led to the increasing reliance on larger caches which have become major consumers of area and power in embe...
Subramanian Ramaswamy, Sudhakar Yalamanchili
ICCD
2004
IEEE
126views Hardware» more  ICCD 2004»
16 years 1 months ago
Implementation of Fine-Grained Cache Monitoring for Improved SMT Scheduling
Simultaneous Multithreading (SMT) is emerging as an effective microarchitecture model to increase the utilization of resources in modern super-scalar processors. However, co-sched...
Joshua L. Kihm, Daniel A. Connors
ICCAD
2005
IEEE
151views Hardware» more  ICCAD 2005»
16 years 1 months ago
Architecture and details of a high quality, large-scale analytical placer
Modern design requirements have brought additional complexities to netlists and layouts. Millions of components, whitespace resources, and fixed/movable blocks are just a few to ...
Andrew B. Kahng, Sherief Reda, Qinke Wang
DASFAA
2010
IEEE
139views Database» more  DASFAA 2010»
15 years 11 months ago
Highly Scalable Multiprocessing Algorithms for Preference-Based Database Retrieval
Abstract. Until recently algorithms continuously gained free performance improvements due to ever increasing processor speeds. Unfortunately, this development has reached its limit...
Joachim Selke, Christoph Lofi, Wolf-Tilo Balke
HICSS
2010
IEEE
208views Biometrics» more  HICSS 2010»
15 years 11 months ago
Using Personality Factors to Predict Interface Learning Performance
This current study explored the impact of individual differences in personality factors on interface interaction and learning performance in both an interactive visualization and ...
Tera Marie Green, Dong Hyun Jeong, Brian Fisher