Sciweavers

410 search results - page 10 / 82
» Diagonal routing in high performance microprocessor design
Sort
View
IWCMC
2006
ACM
14 years 1 months ago
A novel broadcast technique for high-density ad hoc networks
Broadcasting in ad hoc networks is required for many routing and other network-layer protocols to request information like routes or locations about destination nodes. Most of the...
Ai Hua Ho, Alexander J. Aved, Kien A. Hua
ICPP
2002
IEEE
14 years 9 days ago
Design and Evaluation of Scalable Switching Fabrics for High-Performance Routers
This work considers switching fabrics with distributed packet routing to achieve high scalability and low costs. The considered switching fabrics are based on a multistage structu...
Nian-Feng Tzeng, Ravi C. Batchu
VLSID
1999
IEEE
104views VLSI» more  VLSID 1999»
13 years 11 months ago
Interconnect Optimization Strategies for High-Performance VLSI Designs
Interconnect tuning and repeater insertion are necessary to optimize interconnectdelay, signalperformanceandintegrity, andinterconnectmanufacturability and reliability. Repeater i...
Andrew B. Kahng, Sudhakar Muddu, Egino Sarto
ASPDAC
2007
ACM
106views Hardware» more  ASPDAC 2007»
13 years 9 months ago
Bisection Based Placement for the X Architecture
Rising interconnect delay and power consumption have motivated the investigation of alternative integrated circuit routing architectures. In particular, the X Architecture, which ...
Satoshi Ono, Sameer Tilak, Patrick H. Madden
SBCCI
2005
ACM
185views VLSI» more  SBCCI 2005»
14 years 28 days ago
Automatic generation of test sets for SBST of microprocessor IP cores
Higher integration densities, smaller feature lengths, and other technology advances, as well as architectural evolution, have made microprocessor cores exceptionally complex. Cur...
Ernesto Sánchez, Matteo Sonza Reorda, Giova...