Sciweavers

3365 search results - page 109 / 673
» Digital System Design: Architectures, Methods and Tools
Sort
View
IJCSS
2007
133views more  IJCSS 2007»
15 years 4 months ago
Synthesis of Read-Once Digital Hardware with Reduced Energy Delay Product
This paper presents a low power driven synthesis framework for the unique class of nonregenerative Boolean Read-Once Functions (BROF). A two-pronged approach is adopted, where the...
P. Balasubramanian, S. Theja
DAC
1996
ACM
15 years 8 months ago
Address Calculation for Retargetable Compilation and Exploration of Instruction-Set Architectures
The advent of parallel executing Address Calculation Units (ACUs) in Digital Signal Processor (DSP) and Application Specific InstructionSet Processor (ASIP) architectures has made...
Clifford Liem, Pierre G. Paulin, Ahmed Amine Jerra...
DAC
2002
ACM
16 years 5 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...
KI
2007
Springer
15 years 11 months ago
The Behaviour-Based Control Architecture iB2C for Complex Robotic Systems
This paper presents the behaviour-based control architecture iB2C (integrated Behaviour-Based Control) used for the development of complex robotic systems. The specification of be...
Martin Proetzsch, Tobias Luksch, Karsten Berns
RAS
2010
137views more  RAS 2010»
15 years 3 months ago
Development of complex robotic systems using the behavior-based control architecture iB2C
This paper presents a development methodology for complex robotic systems using the behavior-based control architecture iB2C (integrated Behavior-Based Control). It is shown how a...
Martin Proetzsch, Tobias Luksch, Karsten Berns