Sciweavers

315 search results - page 43 / 63
» Disk layout optimization for reducing energy consumption
Sort
View
DATE
2004
IEEE
147views Hardware» more  DATE 2004»
13 years 11 months ago
Automatic Tuning of Two-Level Caches to Embedded Applications
The power consumed by the memory hierarchy of a microprocessor can contribute to as much as 50% of the total microprocessor system power, and is thus a good candidate for optimiza...
Ann Gordon-Ross, Frank Vahid, Nikil Dutt
WINET
2002
124views more  WINET 2002»
13 years 7 months ago
Improving Energy Efficiency of Centrally Controlled Wireless Data Networks
Wireless network access protocols can assist nodes to conserve energy by identifying when they can enter low energy states. The goal is to put all nodes not involved in a transmiss...
John A. Stine, Gustavo de Veciana
VLSID
1999
IEEE
87views VLSI» more  VLSID 1999»
13 years 12 months ago
Digital Circuit Design for Minimum Transient Energy and a Linear Programming Method
This paper provides a theoretical basis for eliminating or reducing the energy consumption due to transients in a synchronous digital circuit. The transient energy is minimized wh...
Vishwani D. Agrawal, Michael L. Bushnell, Ganapath...
GLOBECOM
2009
IEEE
13 years 11 months ago
Energy-Efficient Multi-Pipeline Architecture for Terabit Packet Classification
Energy efficiency has become a critical concern in designing high speed packet classification engines for next generation routers. Although TCAM-based solutions can provide high th...
Weirong Jiang, Viktor K. Prasanna
AINA
2008
IEEE
14 years 2 months ago
ETSP: An Energy-Efficient Time Synchronization Protocol for Wireless Sensor Networks
Wireless Sensor Networks (WSN) have specific constraints and stringent requirements in contrast to traditional wired and wireless computer networks. Among these specific requireme...
Khurram Shahzad, Arshad Ali, N. D. Gohar