Sciweavers

    7379 search results - page 1339 / 1476
    » Distributed vector architectures
    Sort
    View
    CASES
    2008
    ACM
    178views System Software» more  CASES 2008»
    SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip
    13 years 11 months ago
    SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip
    Download  infocenter.arm.com
    fficient Programming Abstractions for Heterogeneous Multicore Systems on Chip Alastair D. Reid Krisztian Flautner Edmund Grimley-Evans ARM Ltd Yuan Lin University of Michigan The ...
    Alastair D. Reid, Krisztián Flautner, Edmun...
    claim paper
    Read More »
    ISCA
    2010
    IEEE
    214views Hardware» more  ISCA 2010»
    Translation caching: skip, don't walk (the page table)
    13 years 11 months ago
    Translation caching: skip, don't walk (the page table)
    Download  www.cs.rice.edu
    This paper explores the design space of MMU caches that accelerate virtual-to-physical address translation in processor architectures, such as x86-64, that use a radix tree page t...
    Thomas W. Barr, Alan L. Cox, Scott Rixner
    claim paper
    Read More »
    CASES
    2005
    ACM
    145views System Software» more  CASES 2005»
    Optimizing stream programs using linear state space analysis
    13 years 11 months ago
    Optimizing stream programs using linear state space analysis
    Download  groups.csail.mit.edu
    Digital Signal Processing (DSP) is becoming increasingly widespread in portable devices. Due to harsh constraints on power, latency, and throughput in embedded environments, devel...
    Sitij Agrawal, William Thies, Saman P. Amarasinghe
    claim paper
    Read More »
    CF
    2005
    ACM
    128views Applied Computing» more  CF 2005»
    An efficient wakeup design for energy reduction in high-performance superscalar processors
    13 years 11 months ago
    An efficient wakeup design for energy reduction in high-performance superscalar processors
    Download  caslab.ee.ncku.edu.tw
    In modern superscalar processors, the complex instruction scheduler could form the critical path of the pipeline stages and limit the clock cycle time. In addition, complex schedu...
    Kuo-Su Hsiao, Chung-Ho Chen
    claim paper
    Read More »
    CONEXT
    2005
    ACM
    112views Computer Networks» more  CONEXT 2005»
    MRS: a simple cross-layer heuristic to improve throughput capacity in wireless mesh networks
    13 years 11 months ago
    MRS: a simple cross-layer heuristic to improve throughput capacity in wireless mesh networks
    Download  www.net.t-labs.tu-berlin.de
    Wireless Mesh Networks (WMNs) are an emerging architecture based on multi-hop transmission. ISPs considers WMNs as a potential future technology to offer broadband Internet acces...
    Luigi Iannone, Serge Fdida
    claim paper
    Read More »
    « Prev « First page 1339 / 1476 Last » Next »
    Explore & Download
    Proceedings Preprints Top 5 Ranked Papers Publications Books Software Tutorials Presentations Lectures Notes Datasets
    Productivity Tools
    International On-screen Keyboard Graphical Social Symbols OCR Text Recognition CSS3 Style Generator Web Page to PDF Web Page to Image PDF Split PDF Merge Latex Equation Editor Sci2ools
    Document Tools
    PDF to Text PDF to Postscript PDF to Thumbnails Excel to PDF Word to PDF Postscript to PDF PowerPoint to PDF Latex to Word Repair Corrupted PDF
    Image Tools
    JPG to PS JPG to PDF Extract Images from PDF Image Converter
    Sciweavers
    About Community Cookies Privacy Policy Terms of Use

    Copyright © Sciweavers LLC, 2009-2024, USA.