Sciweavers

505 search results - page 96 / 101
» Dual Priority Scheduling
Sort
View
MICRO
2009
IEEE
121views Hardware» more  MICRO 2009»
14 years 2 months ago
Application-aware prioritization mechanisms for on-chip networks
Network-on-Chips (NoCs) are likely to become a critical shared resource in future many-core processors. The challenge is to develop policies and mechanisms that enable multiple ap...
Reetuparna Das, Onur Mutlu, Thomas Moscibroda, Chi...
DSN
2008
IEEE
14 years 2 months ago
Enhancing data availability in disk drives through background activities
Latent sector errors in disk drives affect only a few data sectors. They occur silently and are detected only when the affected area is accessed again. If a latent error is detect...
Ningfang Mi, Alma Riska, Evgenia Smirni, Erik Ried...
DAC
1997
ACM
14 years 1 days ago
COSYN: Hardware-Software Co-Synthesis of Embedded Systems
: Hardware-software co-synthesis is the process of partitioning an embedded system specification into hardware and software modules to meet performance, power and cost goals. In t...
Bharat P. Dave, Ganesh Lakshminarayana, Niraj K. J...
DAC
2007
ACM
13 years 11 months ago
Performance Analysis of FlexRay-based ECU Networks
It is now widely believed that FlexRay will emerge as the predominant protocol for in-vehicle automotive communication systems. As a result, there has been a lot of recent interes...
Andrei Hagiescu, Unmesh D. Bordoloi, Samarjit Chak...
ASPDAC
2005
ACM
109views Hardware» more  ASPDAC 2005»
14 years 1 months ago
Optimal module and voltage assignment for low-power
– Reducing power consumption through high-level synthesis has attracted a growing interest from researchers due to its large potential for power reduction. In this work we study ...
Deming Chen, Jason Cong, Junjuan Xu