Sciweavers

8232 search results - page 1537 / 1647
» Dynamic Logic Programming
Sort
View
HIPEAC
2009
Springer
15 years 7 months ago
Revisiting Cache Block Superloading
Abstract. Technological advances and increasingly complex and dynamic application behavior argue for revisiting mechanisms that adapt logical cache block size to application charac...
Matthew A. Watkins, Sally A. McKee, Lambert Schael...
118
Voted
ECRTS
2000
IEEE
15 years 6 months ago
Harmonious internal clock synchronization
Internal clock synchronization has been investigated, or employed, for quite a number of years, under the requirement of good upper bounds for the deviation, or accuracy, between ...
Horst F. Wedde, Wolfgang Freund
INFOCOM
2000
IEEE
15 years 6 months ago
Topology Discovery in Heterogeneous IP Networks
Abstract— Knowledge of the up-to-date physical topology of an IP network is crucial to a number of critical network management tasks, including reactive and proactive resource ma...
Yuri Breitbart, Minos N. Garofalakis, Cliff Martin...
ISCA
2010
IEEE
176views Hardware» more  ISCA 2010»
15 years 6 months ago
Forwardflow: a scalable core for power-constrained CMPs
Chip Multiprocessors (CMPs) are now commodity hardware, but commoditization of parallel software remains elusive. In the near term, the current trend of increased coreper-socket c...
Dan Gibson, David A. Wood
134
Voted
INFOCOM
1999
IEEE
15 years 6 months ago
Enhancing Survivability of Mobile Internet Access Using Mobile IP with Location Registers
The Mobile IP (MIP) protocol for IP version 4 provides continuous Internet connectivity to mobile hosts. However, currently it has some drawbacks in the areas of survivability, per...
Ravi Jain, Thomas Raleigh, Danny Yang, Li-Fung Cha...
« Prev « First page 1537 / 1647 Last » Next »