Sciweavers

669 search results - page 106 / 134
» Dynamic Power Optimization of Interactive Systems
Sort
View
FPL
2001
Springer
102views Hardware» more  FPL 2001»
14 years 2 months ago
Technology Trends and Adaptive Computing
System and processor architectures depend on changes in technology. Looking ahead as die density and speed increase, power consumption and on chip interconnection delay become incr...
Michael J. Flynn, Albert A. Liddicoat
FGCS
2006
135views more  FGCS 2006»
13 years 10 months ago
Scaling applications to massively parallel machines using Projections performance analysis tool
Some of the most challenging applications to parallelize scalably are the ones that present a relatively small amount of computation per iteration. Multiple interacting performanc...
Laxmikant V. Kalé, Gengbin Zheng, Chee Wai ...
ISPASS
2009
IEEE
14 years 4 months ago
GARNET: A detailed on-chip network model inside a full-system simulator
Until very recently, microprocessor designs were computation-centric. On-chip communication was frequently ignored. This was because of fast, single-cycle on-chip communication. T...
Niket Agarwal, Tushar Krishna, Li-Shiuan Peh, Nira...
ASPDAC
2007
ACM
129views Hardware» more  ASPDAC 2007»
14 years 2 months ago
ECO-system: Embracing the Change in Placement
In a realistic design flow, circuit and system optimizations must interact with physical aspects of the design. For example, improvements in timing and power may require replacing ...
Jarrod A. Roy, Igor L. Markov
ACSC
2006
IEEE
14 years 4 months ago
SPiKE: engineering malware analysis tools using unobtrusive binary-instrumentation
Malware — a generic term that encompasses viruses, trojans, spywares and other intrusive code — is widespread today. Malware analysis is a multi-step process providing insight...
Amit Vasudevan, Ramesh Yerraballi