Sciweavers

22 search results - page 3 / 5
» Dynamic power saving in fat-tree interconnection networks us...
Sort
View
MICRO
2009
IEEE
134views Hardware» more  MICRO 2009»
14 years 2 months ago
A case for dynamic frequency tuning in on-chip networks
Performance and power are the first order design metrics for Network-on-Chips (NoCs) that have become the de-facto standard in providing scalable communication backbones for mult...
Asit K. Mishra, Reetuparna Das, Soumya Eachempati,...
AC
2005
Springer
13 years 7 months ago
Power Analysis and Optimization Techniques for Energy Efficient Computer Systems
Reducing power consumption has become a major challenge in the design and operation of today's computer systems. This chapter describes different techniques addressing this c...
Wissam Chedid, Chansu Yu, Ben Lee
SENSYS
2006
ACM
14 years 1 months ago
ATPC: adaptive transmission power control for wireless sensor networks
Extensive empirical studies presented in this paper confirm that the quality of radio communication between low power sensor devices varies significantly with time and environme...
Shan Lin, Jingbin Zhang, Gang Zhou, Lin Gu, John A...
ICC
2009
IEEE
133views Communications» more  ICC 2009»
14 years 2 months ago
Reducing Average Power in Wireless Sensor Networks through Data Rate Adaptation
—The use of variable data rate can reduce network latency and average power consumption, and automatic rate selection is critical for improving scalability and minimizing network...
Steven Lanzisera, Ankur Mehta, Kristofer S. J. Pis...
CAL
2008
13 years 7 months ago
BENoC: A Bus-Enhanced Network on-Chip for a Power Efficient CMP
Network-on-Chips (NoCs) outperform buses in terms of scalability, parallelism and system modularity and therefore are considered as the main interconnect infrastructure in future c...
I. Walter, Israel Cidon, Avinoam Kolodny