Sciweavers

234 search results - page 6 / 47
» Dynamically Reconfigurable Vision-Chip Architecture
Sort
View
ISVLSI
2006
IEEE
126views VLSI» more  ISVLSI 2006»
14 years 3 months ago
QUKU: A Two-Level Reconfigurable Architecture
FPGAs have been used for prototyping of ASICs, for low-volume ASIC replacement and for systems requiring in-field hardware upgrades. However, the potential to use dynamic reconfig...
Sunil Shukla, Neil W. Bergmann, Jürgen Becker
AHS
2006
IEEE
152views Hardware» more  AHS 2006»
14 years 3 months ago
Architecture of a Dynamically Reconfigurable NoC for Adaptive Reconfigurable MPSoC
This paper describes the architecture of our dynamically reconfigurable Network-on-Chip (NoC) architecture that has been proposed for reconfigurable Multiprocessor system-on-chip ...
Balal Ahmad, Ahmet T. Erdogan, Sami Khawam
DAC
2005
ACM
14 years 10 months ago
Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration
Many reconfigurable architectures offer partial dynamic configurability, but current system-level tools cannot guarantee feasible implementations when exploiting this feature. We ...
Sudarshan Banerjee, Elaheh Bozorgzadeh, Nikil D. D...
IEEECIT
2005
IEEE
14 years 3 months ago
An Intelligent Connector Based Framework for Dynamic Architecture
Component based software development provides an architectural way for dynamic reconfiguration. Interactions between components are explicitly represented by connectors, then reco...
Xin Peng, Wenyun Zhao, Liang Zhang, Yijian Wu