Sciweavers

696 search results - page 103 / 140
» E*plore-ing the Simulation Design Space
Sort
View
ISPD
2003
ACM
103views Hardware» more  ISPD 2003»
14 years 25 days ago
An integrated floorplanning with an efficient buffer planning algorithm
Previous works on buffer planning are mainly based on fixed die placement. It is necessary to reduce the complexity of computing the feasible buffer insertion sites to integrate t...
Yuchun Ma, Xianlong Hong, Sheqin Dong, Song Chen, ...
DATE
2010
IEEE
129views Hardware» more  DATE 2010»
14 years 21 days ago
A power optimization method for CMOS Op-Amps using sub-space based geometric programming
—— A new sub-space max-monomial modeling scheme for CMOS transistors in sub-micron technologies is proposed to improve the modeling accuracy. Major electrical parameters of CMOS...
Wei Gao, Richard Hornsey
HAIS
2009
Springer
14 years 6 days ago
Pareto-Based Multi-output Model Type Selection
In engineering design the use of approximation models (= surrogate models) has become standard practice for design space exploration, sensitivity analysis, visualization and optimi...
Dirk Gorissen, Ivo Couckuyt, Karel Crombecq, Tom D...
EH
2000
IEEE
156views Hardware» more  EH 2000»
14 years 9 hour ago
Evolution of Analog Circuits on Field Programmable Transistor Arrays
Evolvable Hardware (EHW) refers to HW design and selfreconfiguration using evolutionary/genetic mechanisms. The paper presents an overview of some key concepts of EHW, describing ...
Adrian Stoica, Didier Keymeulen, Ricardo Salem Zeb...
EWC
2010
91views more  EWC 2010»
13 years 6 months ago
Multiobjective global surrogate modeling, dealing with the 5-percent problem
When dealing with computationally expensive simulation codes or process measurement data, surrogate modeling methods are firmly established as facilitators for design space explor...
Dirk Gorissen, Ivo Couckuyt, Eric Laermans, Tom Dh...