Sciweavers

116 search results - page 6 / 24
» Effective Software Self-Test Methodology for Processor Cores
Sort
View
ISCAS
2007
IEEE
101views Hardware» more  ISCAS 2007»
14 years 1 months ago
Flexible and Cost Effective Transport Stream Processor for DTV
— A flexible transport stream processor for DTV which is also designed under cost-effective consideration is proposed in this paper. A RISC micro-controller is allocated as the ...
Chia-Liang Tsai, Shao-Yi Chien
CC
2007
Springer
14 years 1 months ago
Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors
To achieve high resource utilization for multi-issue Digital Signal Processors (DSPs), production compilers commonly include variants of the iterative modulo scheduling algorithm. ...
Doosan Cho, Ravi Ayyagari, Gang-Ryung Uh, Yunheung...
CGO
2011
IEEE
12 years 11 months ago
Phase-based tuning for better utilization of performance-asymmetric multicore processors
—The latest trend towards performance asymmetry among cores on a single chip of a multicore processor is posing new challenges. For effective utilization of these performanceasym...
Tyler Sondag, Hridesh Rajan
FSE
2005
Springer
112views Cryptology» more  FSE 2005»
14 years 26 days ago
How to Maximize Software Performance of Symmetric Primitives on Pentium III and 4 Processors
Abstract. This paper discusses the state-of-the-art software optimization methodology for symmetric cryptographic primitives on Pentium III and 4 processors. We aim at maximizing s...
Mitsuru Matsui, Sayaka Fukuda
ISCA
2012
IEEE
302views Hardware» more  ISCA 2012»
11 years 9 months ago
Scale-out processors
The emergence of global-scale online services has galvanized scale-out software, characterized by splitting vast datasets and massive computation across many independent servers. ...
Pejman Lotfi-Kamran, Boris Grot, Michael Ferdman, ...