Sciweavers

1156 search results - page 169 / 232
» Efficient Barriers for Distributed Shared Memory Computers
Sort
View
IEEEPACT
2008
IEEE
14 years 2 months ago
The PARSEC benchmark suite: characterization and architectural implications
This paper presents and characterizes the Princeton Application Repository for Shared-Memory Computers (PARSEC), a benchmark suite for studies of Chip-Multiprocessors (CMPs). Prev...
Christian Bienia, Sanjeev Kumar, Jaswinder Pal Sin...
IPPS
2010
IEEE
13 years 5 months ago
Decentralized resource management for multi-core desktop grids
The majority of CPUs now sold contain multiple computing cores. However, current desktop grid computing systems either ignore the multiplicity of cores, or treat them as distinct,...
Jaehwan Lee, Peter J. Keleher, Alan Sussman
SC
1995
ACM
13 years 11 months ago
Lazy Release Consistency for Hardware-Coherent Multiprocessors
Release consistency is a widely accepted memory model for distributed shared memory systems. Eager release consistency represents the state of the art in release consistent protoc...
Leonidas I. Kontothanassis, Michael L. Scott, Rica...
IPPS
2006
IEEE
14 years 1 months ago
On the performance of parallel normalized explicit preconditioned conjugate gradient type methods
A new class of parallel normalized preconditioned conjugate gradient type methods in conjunction with normalized approximate inverses algorithms, based on normalized approximate f...
George A. Gravvanis, Konstantinos M. Giannoutakis
MOBISYS
2004
ACM
14 years 7 months ago
Energy-Efficient Surveillance System Using Wireless Sensor Networks
The focus of surveillance missions is to acquire and verify information about enemy capabilities and positions of hostile targets. Such missions often involve a high element of ri...
Tian He, Sudha Krishnamurthy, John A. Stankovic, T...