Sciweavers

778 search results - page 22 / 156
» Efficient Code Generation for Automatic Parallelization and ...
Sort
View
IPPS
2006
IEEE
14 years 1 months ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
GLVLSI
2007
IEEE
141views VLSI» more  GLVLSI 2007»
14 years 2 months ago
Transition-activity aware design of reduction-stages for parallel multipliers
We propose an interconnect reorganization algorithm for reduction stages in parallel multipliers. It aims at minimizing power consumption for given static probabilities at the pri...
Saeeid Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Osc...
GECCO
2008
Springer
133views Optimization» more  GECCO 2008»
13 years 9 months ago
Automatic generation of XSLT stylesheets using evolutionary algorithms
This paper introduces a procedure based on genetic programming to evolve XSLT programs (usually called stylesheets or logicsheets). XSLT is a general purpose, document-oriented fu...
Pablo García-Sánchez, Juan Juli&aacu...
IPPS
2002
IEEE
14 years 25 days ago
A SIMD Vectorizing Compiler for Digital Signal Processing Algorithms
Short vector SIMD instructions on recent microprocessors, such as SSE on Pentium III and 4, speed up code but are a major challenge to software developers. We present a compiler t...
Franz Franchetti, Markus Püschel
ICIP
2001
IEEE
14 years 9 months ago
Sprite generation for frame-based video coding
Sprite coding is a very efficient method for the representation and compression of background video object, which has been accepted by MPEG-4 standard. However, how to automatical...
Yan Lu, Wen Gao, Feng Wu