Sciweavers

101 search results - page 12 / 21
» Efficient Cross-Validation in ILP
Sort
View
CONCURRENCY
2006
140views more  CONCURRENCY 2006»
13 years 7 months ago
An efficient memory operations optimization technique for vector loops on Itanium 2 processors
To keep up with a large degree of instruction level parallelism (ILP), the Itanium 2 cache systems use a complex organization scheme: load/store queues, banking and interleaving. ...
William Jalby, Christophe Lemuet, Sid Ahmed Ali To...
GLOBECOM
2010
IEEE
13 years 5 months ago
Energy-Efficient WDM Network Planning with Dedicated Protection Resources in Sleep Mode
Abstract--Energy-efficient optical networks are gaining momentum as environmental-friendly solutions with reduced operational costs. Energy-efficiency can be achieved by using devi...
Ajmal Muhammad, Paolo Monti, Isabella Cerutti, Len...
ICC
2008
IEEE
144views Communications» more  ICC 2008»
14 years 1 months ago
Meta-Mesh Span Restoration and Increased Lightpath Routing in Sparse Network Topologies
— Prior work has shown that network capacity efficiency decreases significantly as a network’s topology becomes sparse. Meta-mesh restoration was proposed in prior work as a me...
John Doucette, Zhijie Shen
DATE
2008
IEEE
122views Hardware» more  DATE 2008»
14 years 1 months ago
Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network
This paper proposes an efficient method to find the worst case of voltage violation by multi-domain clock gating in an on-chip power network. We first present a voltage response i...
Wanping Zhang, Yi Zhu, Wenjian Yu, Ling Zhang, Rui...
ACSC
2004
IEEE
13 years 11 months ago
Reducing Register Pressure Through LAER Algorithm
When modern processors keep increasing the instruction window size and the issue width to exploit more instruction-level parallelism (ILP), the demand of larger physical register ...
Gao Song