Sciweavers

303 search results - page 44 / 61
» Efficient Design Error Correction of Digital Circuits
Sort
View
DAC
2007
ACM
14 years 9 months ago
PV-PPV: Parameter Variability Aware, Automatically Extracted, Nonlinear Time-Shifted Oscillator Macromodels
Abstract-- The PPV is a robust phase domain macromodel for oscillators. It has been proven to predict oscillators' responses correctly under small signal perturbations, and ca...
Zhichun Wang, Xiaolue Lai, Jaijeet S. Roychowdhury
DAC
2006
ACM
14 years 9 months ago
Statistical timing analysis with correlated non-gaussian parameters using independent component analysis
We propose a scalable and efficient parameterized block-based statistical static timing analysis algorithm incorporating both Gaussian and non-Gaussian parameter distributions, ca...
Jaskirat Singh, Sachin S. Sapatnekar
FPGA
1999
ACM
174views FPGA» more  FPGA 1999»
14 years 1 months ago
Reduction of Latency and Resource Usage in Bit-Level Pipelined Data Paths for FPGAs
Pipelining of data path structures increases the throughput rate at the expense of enlarged resource usage and latency unless architectures optimized towards specific applications...
Peter Kollig, Bashir M. Al-Hashimi
TWC
2008
101views more  TWC 2008»
13 years 8 months ago
Simplified receiver design for STBC binary continuous phase modulation
Abstract-- Existing space-time codes have focused on multipleantenna systems with linear modulation schemes such as phaseshift keying and quadrature amplitude modulation. Continuou...
L. Xian, R. Punnoose, H. Liu
DSN
2004
IEEE
14 years 14 days ago
Diverse Firewall Design
Firewalls are the mainstay of enterprise security and the most widely adopted technology for protecting private networks. An error in a firewall policy either creates security hole...
Alex X. Liu, Mohamed G. Gouda