279 search results - page 33 / 56 » Efficient Power Co-Estimation Techniques for System-on-Chip ... |
HPCA
2007
IEEE
14 years 8 months ago
2007
IEEE
We apply a scalable approach for practical, comprehensive design space evaluation and optimization. This approach combines design space sampling and statistical inference to ident...
ISLPED
2003
ACM
14 years 1 months ago
2003
ACM
In this paper, we investigate methods for improving the hit rates in the first level of memory hierarchy. Particularly, we propose victim cache structures to reduce the number of ...
VLSISP
2010
13 years 6 months ago
2010
Abstract Polyphase channelizer is an important component of subband adaptive filtering systems. This paper presents an energy-efficient hardware architecture and VLSI implementatio...
ISQED
2003
IEEE
14 years 1 months ago
2003
IEEE
— The design of an efficient monolithic buck converter is presented in this paper. A low swing MOSFET gate drive technique is proposed that improves the efficiency characteristic...
ISBI
2011
IEEE
13 years 5 days ago
2011
IEEE
Much progress has been made in the design of efficient acquisition trajectories for high spatial and temporal resolution in magnetic resonance imaging (MRI). Additionally, signifi...