Sciweavers

279 search results - page 43 / 56
» Efficient Power Co-Estimation Techniques for System-on-Chip ...
Sort
View
HPDC
2010
IEEE
13 years 8 months ago
A GPU accelerated storage system
Massively multicore processors, like, for example, Graphics Processing Units (GPUs), provide, at a comparable price, a one order of magnitude higher peak performance than traditio...
Abdullah Gharaibeh, Samer Al-Kiswany, Sathish Gopa...
TVLSI
2008
169views more  TVLSI 2008»
13 years 8 months ago
Energy-Aware Flash Memory Management in Virtual Memory System
The traditional virtual memory system is designed for decades assuming a magnetic disk as the secondary storage. Recently, flash memory becomes a popular storage alternative for ma...
Han-Lin Li, Chia-Lin Yang, Hung-Wei Tseng
TCSB
2010
13 years 6 months ago
Biomodel Engineering - From Structure to Behavior
Biomodel engineering is the science of designing, constructing and analyzing computational models of biological systems. It forms a systematic and powerful extension of earlier mat...
Rainer Breitling, Robin Donaldson, David R. Gilber...
CODES
2006
IEEE
14 years 2 months ago
Data reuse driven energy-aware MPSoC co-synthesis of memory and communication architecture for streaming applications
The memory subsystem of a complex multiprocessor systemson-chip (MPSoC) is an important contributor to the chip power consumption. The selection of memory architecture, as well as...
Ilya Issenin, Nikil Dutt
CHES
2006
Springer
146views Cryptology» more  CHES 2006»
14 years 5 days ago
Path Swapping Method to Improve DPA Resistance of Quasi Delay Insensitive Asynchronous Circuits
This paper presents a Path Swapping (PS) method which enables to enhance the security of Quasi Delay Insensitive Asynchronous Circuits against Power Analysis (PA) attack. This appr...
G. Fraidy Bouesse, Gilles Sicard, Marc Renaudin