Sciweavers

555 search results - page 85 / 111
» Efficiently Implementing Episodic Memory
Sort
View
TPDS
2010
260views more  TPDS 2010»
13 years 7 months ago
Real-Time Modeling of Wheel-Rail Contact Laws with System-On-Chip
—This paper presents the development and implementation of a multiprocessor system-on-chip solution for fast and real time simulations of complex and nonlinear wheel-rail contact...
Yongji Zhou, T. X. Mei, Steven Freear
ICASSP
2010
IEEE
13 years 6 months ago
Bandwidth-intensive FPGA architecture for multi-dimensional DFT
Multi-dimensional (MD) Discrete Fourier Transform (DFT) is a key kernel algorithm in many signal processing algorithms, including radar data processing and medical imaging. Althou...
Chi-Li Yu, Chaitali Chakrabarti, Sungho Park, Vija...
ICASSP
2011
IEEE
13 years 10 days ago
Stretching, compression and shearing disparity compensated prediction techniques for stereo and multiview video coding
- In multiview video coding, disparity compensated prediction exploits the correlation among different views. A common approach is to use the conventional motion compensated predic...
Ka-Man Wong, Lai-Man Po, Kwok-Wai Cheung, Ka-Ho Ng...
BMCBI
2008
214views more  BMCBI 2008»
13 years 8 months ago
Accelerating String Set Matching in FPGA Hardware for Bioinformatics Research
Background: This paper describes techniques for accelerating the performance of the string set matching problem with particular emphasis on applications in computational proteomic...
Yoginder S. Dandass, Shane C. Burgess, Mark Lawren...
DAC
2004
ACM
14 years 9 months ago
Dynamic FPGA routing for just-in-time FPGA compilation
Just-in-time (JIT) compilation has previously been used in many applications to enable standard software binaries to execute on different underlying processor architectures. Howev...
Roman L. Lysecky, Frank Vahid, Sheldon X.-D. Tan