Sciweavers

1742 search results - page 118 / 349
» Embedded MPLS Architecture
Sort
View
ICCAD
2002
IEEE
103views Hardware» more  ICCAD 2002»
14 years 7 months ago
Synthesis of customized loop caches for core-based embedded systems
Embedded system programs tend to spend much time in small loops. Introducing a very small loop cache into the instruction memory hierarchy has thus been shown to substantially red...
Susan Cotterell, Frank Vahid
IPPS
2006
IEEE
14 years 4 months ago
Selection of instruction set extensions for an FPGA embedded processor core
A design process is presented for the selection of a set of instruction set extensions for the PowerPC 405 processor that is embedded into the Xilinx Virtex Family of FPGAs. The i...
Brian F. Veale, John K. Antonio, Monte P. Tull, S....
EUC
2005
Springer
14 years 4 months ago
On Tools for Modeling High-Performance Embedded Systems
Abstract. Most of the new embedded systems require high performance processors at low power. To cater to these needs, most semiconductor companies are designing multi-core processo...
Anilkumar Nambiar, Vipin Chaudhary
PPPJ
2004
ACM
14 years 4 months ago
A dynamic compiler for embedded Java virtual machines
A new acceleration technology for Java embedded virtual machines is presented in this paper. Based on the selective dynamic compilation technique, this technology addresses the J2...
Mourad Debbabi, Abdelouahed Gherbi, Lamia Ketari, ...
WOSP
2004
ACM
14 years 4 months ago
Early-stage performance modeling and its application for integrated embedded control software design
Most of current embedded control software (ECSW) development techniques deal only with performance specifications during the early software design phase and delay the modeling and...
Shige Wang, Kang G. Shin