Sciweavers

1742 search results - page 125 / 349
» Embedded MPLS Architecture
Sort
View
DATE
2002
IEEE
104views Hardware» more  DATE 2002»
14 years 3 months ago
Hardware-Assisted Data Compression for Energy Minimization in Systems with Embedded Processors
In this paper, we suggest hardware-assisted data compression as a tool for reducing energy consumption of core-based embedded systems. We propose a novel and e cient architecture ...
Luca Benini, Davide Bruni, Alberto Macii, Enrico M...
HICSS
2002
IEEE
109views Biometrics» more  HICSS 2002»
14 years 3 months ago
Embedding Self-Management and Generic Learning Support into Courseware Structures
Traditional Computer-Aided Teaching and Learning (CAT/CAL) environments in multimedia-based teleeducation do not empower knowledge consumers (trainees, students etc.) to practice ...
Andreas Auinger, Christian Stary
ITC
2000
IEEE
124views Hardware» more  ITC 2000»
14 years 3 months ago
Wrapper design for embedded core test
A wrapper is a thin shell around the core, that provides the switching between functional, and core-internal and core-external test modes. Together with a test access mechanism (T...
Yervant Zorian, Erik Jan Marinissen, Maurice Lousb...
PLDI
1999
ACM
14 years 3 months ago
Enhanced Code Compression for Embedded RISC Processors
This paper explores compiler techniques for reducing the memory needed to load and run program executables. In embedded systems, where economic incentives to reduce both ram and r...
Keith D. Cooper, Nathaniel McIntosh
ISSS
1996
IEEE
169views Hardware» more  ISSS 1996»
14 years 2 months ago
The Use of a Virtual Instruction Set for the Software Synthesis of HW/SW Embedded Systems
The application range of the embedded computing is going to cover the majority of the market products spanning from consumer electronic, automotive, telecom and process control. F...
Alessandro Balboni, William Fornaciari, M. Vincenz...