Sciweavers

1742 search results - page 271 / 349
» Embedded MPLS Architecture
Sort
View
DAC
1997
ACM
14 years 1 months ago
InfoPad - An Experiment in System Level Design and Integration
The InfoPad project was started at UC Berkeley in 1992 to investigate the issues involved in providing multimedia information access using a portable, wireless terminal. It quickl...
Robert W. Brodersen
DAC
1997
ACM
14 years 1 months ago
Zeros and Passivity of Arnoldi-Reduced-Order Models for Interconnect Networks
CAD tools and research in the area of reduced-order modeling of largelinearinterconnect networkshaveevolved from merely finding a Pad´e approximation for the given network trans...
Ibrahim M. Elfadel, David D. Ling
DAC
2010
ACM
14 years 28 days ago
Performance yield-driven task allocation and scheduling for MPSoCs under process variation
With the ever-increasing transistor variability in CMOS technology, it is essential to integrate variation-aware performance analysis into the task allocation and scheduling proce...
Lin Huang, Qiang Xu
DAC
2009
ACM
14 years 27 days ago
Reduction techniques for synchronous dataflow graphs
The Synchronous Dataflow (SDF) model of computation is popular for modelling the timing behaviour of real-time embedded hardware and software systems and applications. It is an es...
Marc Geilen
DATE
2004
IEEE
154views Hardware» more  DATE 2004»
14 years 22 days ago
MultiNoC: A Multiprocessing System Enabled by a Network on Chip
The MultiNoC system implements a programmable onchip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed inter...
Aline Mello, Leandro Möller, Ney Calazans, Fe...