Sciweavers

855 search results - page 121 / 171
» Embedded core testing using genetic algorithms
Sort
View
124
Voted
ICASSP
2008
IEEE
15 years 9 months ago
ITU-T G.EV-VBR baseline codec
We present the G.EV-VBR winning candidate codec recently selected by Question 9 of Study Group 16 (Q9/16) of ITU-T as a baseline for the development of a scalable solution for wid...
Milan Jelinek, Tommy Vaillancourt, A. Erdem Ertan,...
126
Voted
ET
2008
92views more  ET 2008»
15 years 2 months ago
Hardware and Software Transparency in the Protection of Programs Against SEUs and SETs
Processor cores embedded in systems-on-a-chip (SoCs) are often deployed in critical computations, and when affected by faults they may produce dramatic effects. When hardware harde...
Eduardo Luis Rhod, Carlos Arthur Lang Lisbôa...
FUIN
2011
358views Cryptology» more  FUIN 2011»
14 years 6 months ago
Unsupervised and Supervised Learning Approaches Together for Microarray Analysis
In this article, a novel concept is introduced by using both unsupervised and supervised learning. For unsupervised learning, the problem of fuzzy clustering in microarray data as ...
Indrajit Saha, Ujjwal Maulik, Sanghamitra Bandyopa...
114
Voted
WCE
2007
15 years 3 months ago
An age artificial immune system for order pickings in an AS/RS with multiple I/O stations
— This paper proposes an age artificial immune system (AAIS), for optimal order pickings in an Automated Storage and Retrieval System (AS/RS) with multiple input/ output stations...
K. L. Mak, Peggy S. K. Lau
DCC
2007
IEEE
16 years 2 months ago
Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces
Instruction and data address traces are widely used by computer designers for quantitative evaluations of new architectures and workload characterization, as well as by software de...
Milena Milenkovic, Aleksandar Milenkovic, Martin B...