Sciweavers

432 search results - page 5 / 87
» Embedded system synthesis under memory constraints
Sort
View
IPPS
2005
IEEE
14 years 28 days ago
Reliability-Conscious Process Scheduling under Performance Constraints in FPGA-Based Embedded Systems
This paper proposes, for the FPGA-based embedded systems, a reliability-aware process scheduling strategy that operates under performance bounds. A unique characteristic of the pr...
Guilin Chen, Mahmut T. Kandemir, Suleyman Tosun, U...
DAC
2001
ACM
14 years 8 months ago
Power-Aware Scheduling under Timing Constraints for Mission-Critical Embedded Systems
Power-aware systems are those that must make the best use of available power. They subsume traditional low-power systems in that they must not only minimize power when the budget ...
Jinfeng Liu, Pai H. Chou, Nader Bagherzadeh, Fadi ...
DATE
2007
IEEE
157views Hardware» more  DATE 2007»
14 years 1 months ago
Energy evaluation of software implementations of block ciphers under memory constraints
Software implementations of modern block ciphers often require large lookup tables along with code size increasing optimizations like loop unrolling to reach peak performance on g...
Johann Großschädl, Stefan Tillich, Chri...