Sciweavers

4666 search results - page 786 / 934
» Equations on Timed Languages
Sort
View
IPPS
2003
IEEE
15 years 9 months ago
Dynamically Loaded Classes as Shared Libraries: An Approach to Improving Virtual Machine Scalability
Sharing selected data structures among virtual machines of a safe language can improve resource utilization of each participating run-time system. The challenge is to determine wh...
Bernard Wong, Grzegorz Czajkowski, Laurent Dayn&eg...
ISQED
2003
IEEE
85views Hardware» more  ISQED 2003»
15 years 9 months ago
Interoperability Beyond Design: Sharing Knowledge between Design and Manufacturing
The nature of IC design has is necessarily evolving to a more data-centric design flow in which EDA tools share a common information in a design database without the negative cost...
D. R. Cottrell, T. J. Grebinski
RSP
2003
IEEE
132views Control Systems» more  RSP 2003»
15 years 9 months ago
Rapid Exploration of Pipelined Processors through Automatic Generation of Synthesizable RTL Models
As embedded systems continue to face increasingly higher performance requirements, deeply pipelined processor architectures are being employed to meet desired system performance. ...
Prabhat Mishra, Arun Kejariwal, Nikil Dutt
DAC
2003
ACM
15 years 9 months ago
A timing-accurate modeling and simulation environment for networked embedded systems
The design of state-of-the-art, complex embedded systems requires the capability of modeling and simulating the complex networked environment in which such systems operate. This i...
Franco Fummi, Giovanni Perbellini, Paolo Gallo, Ma...
DAC
2003
ACM
15 years 9 months ago
Advanced techniques for RTL debugging
Conventional register transfer level (RTL) debugging is based on overlaying simulation results on structural connectivity information of the Hardware Description Language (HDL) so...
Yu-Chin Hsu, Bassam Tabbara, Yirng-An Chen, Fur-Sh...