Sciweavers

122 search results - page 10 / 25
» Error tolerant associative memory
Sort
View
ISCA
1999
IEEE
187views Hardware» more  ISCA 1999»
13 years 12 months ago
Area Efficient Architectures for Information Integrity in Cache Memories
Information integrity in cache memories is a fundamental requirement for dependable computing. Conventional architectures for enhancing cache reliability using check codes make it...
Seongwoo Kim, Arun K. Somani
SOUPS
2005
ACM
14 years 1 months ago
Authentication using graphical passwords: effects of tolerance and image choice
Graphical passwords are an alternative to alphanumeric passwords in which users click on images to authenticate themselves rather than type alphanumeric strings. We have developed...
Susan Wiedenbeck, Jim Waters, Jean-Camille Birget,...
CIBCB
2007
IEEE
14 years 2 months ago
Overestimation for Multiple Sequence Alignment
Abstract— Multiple sequence alignment is an important problem in computational biology. A-star is an algorithm that can be used to find exact alignments. We present a simple mod...
Tristan Cazenave
ISADS
2003
IEEE
14 years 28 days ago
Structuring Integrated Web Applications for Fault Tolerance
This paper shows how modern structuring techniques can be employed in integrating complex web applications such as Travel Agency systems. The main challenges the developers of suc...
Alexander B. Romanovsky, Panos Periorellis, Avelin...
DATE
2007
IEEE
172views Hardware» more  DATE 2007»
14 years 2 months ago
Diagnosis, modeling and tolerance of scan chain hold-time violations
Errors in timing closure process during the physical design stage may result in systematic silicon failures, such as scan chain hold time violations, which prohibit the test of ma...
Ozgur Sinanoglu, Philip Schremmer