Sciweavers

940 search results - page 109 / 188
» Evaluating E-Commerce Cluster Architectures Using Simulation
Sort
View
CCGRID
2005
IEEE
14 years 3 months ago
A batch scheduler with high level components
In this article we present the design choices and the evaluation of a batch scheduler for large clusters, named OAR. This batch scheduler is based upon an original design that emp...
Nicolas Capit, Georges Da Costa, Yiannis Georgiou,...
CIKM
2003
Springer
14 years 3 months ago
Operational requirements for scalable search systems
Prior research into search system scalability has primarily addressed query processing efficiency [1, 2, 3] or indexing efficiency [3], or has presented some arbitrary system arch...
Abdur Chowdhury, Greg Pass
FCCM
2006
IEEE
120views VLSI» more  FCCM 2006»
14 years 4 months ago
FPGAs, GPUs and the PS2 - A Single Programming Methodology
Field programmable gate arrays (FPGAs), graphics processing units (GPUs) and Sony’s Playstation 2 vector units offer scope for hardware acceleration of applications. Implementin...
Lee W. Howes, Paul Price, Oskar Mencer, Olav Beckm...
ICPP
2007
IEEE
14 years 4 months ago
Tempest: A portable tool to identify hot spots in parallel code
Compute clusters are consuming more power at higher densities than ever before. This results in increased thermal dissipation, the need for powerful cooling systems, and ultimatel...
Kirk W. Cameron, Hari K. Pyla, Srinidhi Varadaraja...
CODES
1998
IEEE
14 years 2 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...