Sciweavers

940 search results - page 140 / 188
» Evaluating E-Commerce Cluster Architectures Using Simulation
Sort
View
HPCA
2009
IEEE
14 years 10 months ago
Accurate microarchitecture-level fault modeling for studying hardware faults
Decreasing hardware reliability is expected to impede the exploitation of increasing integration projected by Moore's Law. There is much ongoing research on efficient fault t...
Man-Lap Li, Pradeep Ramachandran, Ulya R. Karpuzcu...
HICSS
2003
IEEE
126views Biometrics» more  HICSS 2003»
14 years 3 months ago
Towards a Flexible ICT-Architecture for Multi-Channel E-Government Service Provisioning
The planning and subsequent nationwide implementation of E-government service provisioning faces a number of challenges at the level of municipalities in the Netherlands. Initiati...
Marijn Janssen, René W. Wagenaar, Jaap Beer...
DAC
1997
ACM
14 years 2 months ago
Frequency-Domain Compatibility in Digital Filter BIST
We examine frequency-domain issues in the design and selection of on-chip test generators for built-in self-test (BIST) of highperformance digital filters. Test-generator/circuit...
Laurence Goodby, Alex Orailoglu
DAC
2005
ACM
13 years 12 months ago
Unified high-level synthesis and module placement for defect-tolerant microfluidic biochips
Microfluidic biochips promise to revolutionize biosensing and clinical diagnostics. As more bioassays are executed concurrently on a biochip, system integration and design complex...
Fei Su, Krishnendu Chakrabarty
TOG
2002
112views more  TOG 2002»
13 years 9 months ago
Ray tracing on programmable graphics hardware
Recently a breakthrough has occurred in graphics hardware: fixed function pipelines have been replaced with programmable vertex and fragment processors. In the near future, the gr...
Timothy J. Purcell, Ian Buck, William R. Mark, Pat...