1304 search results - page 118 / 261 » Evaluating Hardware Compilation Techniques |
145
click to vote
HPCA
2002
IEEE
16 years 5 months ago
2002
IEEE
Thread-Level Speculation (TLS) allows us to automatically parallelize general-purpose programs by supporting parallel execution of threads that might not actually be independent. ...
150
click to vote
ASPDAC
2009
ACM
15 years 11 months ago
2009
ACM
Abstract— In an effort to make processors more power efficient scratch pad memory (SPM) have been proposed instead of caches, which can consume majority of processor power. Howe...
150
click to vote
DATE
2008
IEEE
15 years 11 months ago
2008
IEEE
Embedded systems are becoming increasingly complex. Besides the additional processing capabilities, they are characterized by high diversity of computational models coexisting in ...
137
click to vote
TCAD
2002
15 years 4 months ago
2002
With the advent of system-on-a-chip design, many application specific integrated circuits (ASICs) now require multiple design clocks that operate asynchronously to each other. This...
150
click to vote
SYSTOR
2009
ACM
15 years 11 months ago
2009
ACM
Data compression has been claimed to be an attractive solution to save energy consumption in high-end servers and data centers. However, there has not been a study to explore this...