1304 search results - page 48 / 261 » Evaluating Hardware Compilation Techniques |
173
click to vote
PLDI
2010
ACM
15 years 6 months ago
2010
ACM
The most intuitive memory model for shared-memory multithreaded programming is sequential consistency (SC), but it disallows the use of many compiler and hardware optimizations th...
126
click to vote
MICRO
2000
IEEE
15 years 8 months ago
2000
IEEE
Register promotion is an optimization that allocates a value to a register for a region of its lifetime where it is provably not aliased. Conventional compiler analysis cannot alw...
153
click to vote
DAC
2011
ACM
14 years 4 months ago
2011
ACM
We present a high-level synthesis technique that takes as input two orthogonal descriptions: (a) a behavioral architectural contract between the implementation and the user, and (...
156
click to vote
IPPS
1997
IEEE
15 years 8 months ago
1997
IEEE
Current parallelizing compilers for message-passing machines only support a limited class of data-parallel applications. One method for eliminating this restriction is to combine ...
151
click to vote
IWOMP
2010
Springer
15 years 9 months ago
2010
Springer
OpenMP is a popular and evolving programming model for shared-memory platforms. It relies on compilers to target modern hardware architectures for optimal performance. A variety of...