Sciweavers

366 search results - page 38 / 74
» Evaluating the Performance of Skeleton-Based High Level Para...
Sort
View
SC
1994
ACM
14 years 17 days ago
A parallel formulation of interior point algorithms
In recent years, interior point algorithms have been used successfully for solving mediumto large-size linear programming LP problems. In this paper we describe a highly parallel ...
George Karypis, Anshul Gupta, Vipin Kumar
ISPASS
2008
IEEE
14 years 2 months ago
Conservative vs. Optimistic Parallelization of Stateful Network Intrusion Detection
This paper presents and experimentally evaluates two parallelization strategies for the popular open-source Snort network intrusion detection system (NIDS). Snort identifies intr...
Derek L. Schuff, Yung Ryn Choe, Vijay S. Pai
ISCA
1996
IEEE
99views Hardware» more  ISCA 1996»
14 years 20 days ago
High-Bandwidth Address Translation for Multiple-Issue Processors
In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels of instruction-level parallelism, resulting in increasing ...
Todd M. Austin, Gurindar S. Sohi
MICRO
1998
IEEE
79views Hardware» more  MICRO 1998»
14 years 23 days ago
Widening Resources: A Cost-effective Technique for Aggressive ILP Architectures
The inherent instruction-level parallelism (ILP) of current applications (specially those based on floating point computations) has driven hardware designers and compilers writers...
David López, Josep Llosa, Mateo Valero, Edu...
ICDCS
2002
IEEE
14 years 1 months ago
OS Support for P2P Programming: a Case for TPS
Just like Remote Procedure Call (RPC) turned out to be a very effective OS abstraction in building client-server applications over LANs, Type-based Publish-SubTPS) can be viewed a...
Sébastien Baehni, Patrick Th. Eugster, Rach...