366 search results - page 59 / 74 » Evaluating the Performance of Skeleton-Based High Level Para... |
ISPASS
2003
IEEE
14 years 9 hour ago
2003
IEEE
Achieving high performance in cryptographic processing is important due to the increasing connectivity among today’s computers. Despite steady improvements in microprocessor and...
PLDI
1996
ACM
13 years 11 months ago
1996
ACM
High performance compilers increasingly rely on accurate modeling of the machine resources to efficiently exploit the instruction level parallelism of an application. In this pape...
MICRO
1999
IEEE
13 years 11 months ago
1999
IEEE
Since there is generally insufficient instruction level parallelism within a single basic block, higher performance is achieved by speculatively scheduling operations in superbloc...
MICRO
1998
IEEE
13 years 11 months ago
1998
IEEE
The Multiscalar architecture advocates a distributed processor organization and task-level speculation to exploit high degrees of instruction level parallelism (ILP) in sequential...
CCGRID
2005
IEEE
13 years 8 months ago
2005
IEEE
We introduce the Composite Endpoint Protocol (CEP) which efficiently composes a set of transmission elements to support high speed flows which exceed the capabilities of a single...