Sciweavers

1511 search results - page 291 / 303
» Event Processing - past, present and future
Sort
View
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
14 years 1 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
3DGIS
2006
Springer
14 years 1 months ago
The Application of GIS in Maritime Boundary Delimitation
The Democratic Republic of Timor-Leste (East Timor) attained independence on 20 May 2002, marking its separation from Indonesia. As a newly independent country, East Timor is face...
I Made Andi Arsana, Chris Rizos, Clive Schofield
IPPS
2005
IEEE
14 years 1 months ago
Power and Energy Profiling of Scientific Applications on Distributed Systems
Power consumption is a troublesome design constraint for emergent systems such as IBM’s BlueGene /L. If current trends continue, future petaflop systems will require 100 megawat...
Xizhou Feng, Rong Ge, Kirk W. Cameron
IPPS
2005
IEEE
14 years 1 months ago
Effective Instruction Prefetching via Fetch Prestaging
As technological process shrinks and clock rate increases, instruction caches can no longer be accessed in one cycle. Alternatives are implementing smaller caches (with higher mis...
Ayose Falcón, Alex Ramírez, Mateo Va...
CCS
2005
ACM
14 years 1 months ago
Automatic diagnosis and response to memory corruption vulnerabilities
Cyber attacks against networked computers have become relentless in recent years. The most common attack method is to exploit memory corruption vulnerabilities such as buffer ove...
Jun Xu, Peng Ning, Chongkyung Kil, Yan Zhai, Chris...