Sciweavers

253 search results - page 32 / 51
» Event-driven processor power management
Sort
View
ISCA
2010
IEEE
163views Hardware» more  ISCA 2010»
15 years 7 months ago
WiDGET: Wisconsin decoupled grid execution tiles
The recent paradigm shift to multi-core systems results in high system throughput within a specified power budget. However, future systems still require good single thread perfor...
Yasuko Watanabe, John D. Davis, David A. Wood
ICCD
2005
IEEE
110views Hardware» more  ICCD 2005»
15 years 11 months ago
Near-memory Caching for Improved Energy Consumption
Main memory has become one of the largest contributors to overall energy consumption and offers many opportunities for power/energy reduction. In this paper, we propose a PowerAw...
Nevine AbouGhazaleh, Bruce R. Childers, Daniel Mos...
100
Voted
ICCD
2005
IEEE
109views Hardware» more  ICCD 2005»
15 years 11 months ago
Optimizing the Thermal Behavior of Subarrayed Data Caches
Designing temperature-aware microarchitectures for microprocessors at new technologies is becoming a critical requirement due to the exponentially increasing on-chip power density...
Johnsy K. John, Jie S. Hu, Sotirios G. Ziavras
ICALP
2009
Springer
15 years 9 months ago
Improved Bounds for Speed Scaling in Devices Obeying the Cube-Root Rule
Speed scaling is a power management technique that involves dynamically changing the speed of a processor. This gives rise to dualobjective scheduling problems, where the operating...
Nikhil Bansal, Ho-Leung Chan, Kirk Pruhs, Dmitriy ...
133
Voted
RTAS
2010
IEEE
15 years 27 days ago
Feedback Thermal Control for Real-time Systems
—Thermal control is crucial to real-time systems as excessive processor temperature can cause system failure or unacceptable performance degradation due to hardware throttling. R...
Yong Fu, Nicholas Kottenstette, Yingming Chen, Che...