Sciweavers

241 search results - page 41 / 49
» Executing Verified Compiler Specification
Sort
View
MICRO
1999
IEEE
110views Hardware» more  MICRO 1999»
13 years 12 months ago
Balance Scheduling: Weighting Branch Tradeoffs in Superblocks
Since there is generally insufficient instruction level parallelism within a single basic block, higher performance is achieved by speculatively scheduling operations in superbloc...
Alexandre E. Eichenberger, Waleed Meleis
DATE
2003
IEEE
65views Hardware» more  DATE 2003»
14 years 28 days ago
Masking the Energy Behavior of DES Encryption
Smart cards are vulnerable to both invasive and non-invasive attacks. Specifically, non-invasive attacks using power and timing measurements to extract the cryptographic key has d...
Hendra Saputra, Narayanan Vijaykrishnan, Mahmut T....
ICS
1999
Tsinghua U.
13 years 12 months ago
Software trace cache
—This paper explores the use of compiler optimizations which optimize the layout of instructions in memory. The target is to enable the code to make better use of the underlying ...
Alex Ramírez, Josep-Lluis Larriba-Pey, Carl...
ICEIS
2009
IEEE
14 years 2 months ago
AgEx: A Financial Market Simulation Tool for Software Agents
Many researchers in the software agent field use the financial domain as a test bed to develop adaptation, cooperation and learning skills of software agents. However, there are no...
Paulo André Lima de Castro, Jaime Sim&atild...
ICCS
2007
Springer
14 years 1 months ago
Healthcare Information Management System in Home Environment
The distributed object group framework (DOGF) enables easier integration of distributed objects to healthcare home applications. This paper describes a healthcare information manag...
Chang-Won Jeong, Chung-Sub Lee, Su-Chong Joo