Sciweavers

3893 search results - page 35 / 779
» Execution Architectures and Compilation
Sort
View
ISCA
2000
IEEE
156views Hardware» more  ISCA 2000»
14 years 2 months ago
CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit
Reconfigurable hardware has the potential for significant performance improvements by providing support for application−specific operations. We report our experience with Chimae...
Zhi Alex Ye, Andreas Moshovos, Scott Hauck, Prithv...
HPCA
2009
IEEE
14 years 10 months ago
Eliminating microarchitectural dependency from Architectural Vulnerability
The Architectural Vulnerability Factor (AVF) of a hardware structure is the probability that a fault in the structure will affect the output of a program. AVF captures both microa...
Vilas Sridharan, David R. Kaeli
CSE
2009
IEEE
14 years 5 months ago
Architectural Support for Automated Software Attack Detection, Recovery, and Prevention
—Attacks on software systems are an increasingly serious problem from an economic and security standpoint. Many techniques have been proposed ranging from simple compiler modifi...
Jesse Sathre, Alex Baumgarten, Joseph Zambreno
MICRO
2002
IEEE
173views Hardware» more  MICRO 2002»
14 years 3 months ago
Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks
Multimedia processing on embedded devices requires an architecture that leads to high performance, low power consumption, reduced design complexity, and small code size. In this p...
Christoforos E. Kozyrakis, David A. Patterson
AMS
2007
Springer
229views Robotics» more  AMS 2007»
14 years 2 months ago
A Unified Robotic Software Architecture for Service Robotics and Networks of Smart Sensors
Abstract. This paper proposes a novel architecture for the programming of multi-modal service robots and networked sensors. The presented software framework eases the development o...
Daniel Westhoff, Jianwei Zhang