Sciweavers

107 search results - page 17 / 22
» Experiences during the Experimental Validation of the Time-T...
Sort
View
DAC
2007
ACM
14 years 8 months ago
GlitchMap: An FPGA Technology Mapper for Low Power Considering Glitches
In 90-nm technology, dynamic power is still the largest power source in FPGAs [1], and signal glitches contribute a large portion of the dynamic power consumption. Previous powera...
Lei Cheng, Deming Chen, Martin D. F. Wong
DAC
2002
ACM
14 years 8 months ago
An energy saving strategy based on adaptive loop parallelization
In this paper, we evaluate an adaptive loop parallelization strategy (i.e., a strategy that allows each loop nest to execute using different number of processors if doing so is be...
Ismail Kadayif, Mahmut T. Kandemir, Mustafa Karak&...
HPDC
1999
IEEE
13 years 12 months ago
Resource Co-Allocation in Computational Grids
Applications designed to execute on "computational grids" frequently require the simultaneous co-allocation of multiple resources in order to meet performance requiremen...
Karl Czajkowski, Ian T. Foster, Carl Kesselman
CHI
2010
ACM
14 years 2 months ago
Biketastic: sensing and mapping for better biking
Bicycling is an affordable, environmentally friendly alternative transportation mode to motorized travel. A common task performed by bikers is to find good routes in an area, whe...
Sasank Reddy, Katie Shilton, Gleb Denisov, Christi...
EMSOFT
2008
Springer
13 years 9 months ago
Energy efficient streaming applications with guaranteed throughput on MPSoCs
In this paper we present a design space exploration flow to achieve energy efficiency for streaming applications on MPSoCs while meeting the specified throughput constraints. The ...
Jun Zhu, Ingo Sander, Axel Jantsch