Sciweavers

348 search results - page 31 / 70
» Experiences in Hardware Trojan Design and Implementation
Sort
View
ICCD
1994
IEEE
142views Hardware» more  ICCD 1994»
14 years 28 days ago
Grammar-Based Optimization of Synthesis Scenarios
Systems for multi-level logic optimization are usually based on a set of specialized, loosely-related transformations which work on a network representation. The sequence of trans...
Andreas Kuehlmann, Lukas P. P. P. van Ginneken
VRST
2005
ACM
14 years 2 months ago
Real time tracking of high speed movements in the context of a table tennis application
In this paper we summarize the experiences we made with the implementation of a table tennis application. After describing the hardware necessities of our system we give insight i...
Stephan Rusdorf, Guido Brunnett
ANCS
2010
ACM
13 years 6 months ago
Airblue: a system for cross-layer wireless protocol development
Over the past few years, researchers have developed many crosslayer wireless protocols to improve the performance of wireless networks. Experimental evaluations of these protocols...
Man Cheuk Ng, Kermin Elliott Fleming, Mythili Vutu...
DATE
2009
IEEE
81views Hardware» more  DATE 2009»
14 years 3 months ago
ReSim, a trace-driven, reconfigurable ILP processor simulator
— Modern processors are becoming more complex and as features and application size increase, their evaluation is becoming more time-consuming. To date, design space exploration r...
Sotiria Fytraki, Dionisios N. Pnevmatikatos
CDES
2006
101views Hardware» more  CDES 2006»
13 years 10 months ago
Hybrid Error-Detection Approach with No Detection Latency for High-Performance Microprocessors
- Error detection plays an important role in fault-tolerant computer systems. Two primary parameters concerned for error detection are the latency and coverage. In this paper, a ne...
Yung-Yuan Chen, Kuen-Long Leu, Li-Wen Lin