Sciweavers

69 search results - page 11 / 14
» Experiences in simulating a declarative multiprocessor
Sort
View
CODES
1998
IEEE
13 years 11 months ago
Hardware/software co-design of an ATM network interface card: a case study
This paper discusses a case study, the co-design of an ATM Network Interface Card (NIC). The NIC is aimed to interface applications with the physical network line. It is composed ...
Jean-Marc Daveau, Gilberto Fernandes Marchioro, Ah...
EUROPAR
2006
Springer
13 years 11 months ago
PAM-SoC: A Toolchain for Predicting MPSoC Performance
In the past, research on Multiprocessor Systems-on-Chip (MPSoC) has focused mainly on increasing the available processing power on a chip, while less effort was put into specific s...
Ana Lucia Varbanescu, Henk J. Sips, Arjan J. C. va...
SIGMETRICS
2002
ACM
13 years 7 months ago
Web server benchmarking using parallel WAN emulation
This paper discusses the use of a parallel discrete-event network emulator called the Internet Protocol Traffic and Network Emulator (IP-TNE) for Web server benchmarking. The expe...
Rob Simmonds, Carey L. Williamson, Russell Bradfor...
ICS
2009
Tsinghua U.
14 years 3 days ago
A comprehensive power-performance model for NoCs with multi-flit channel buffers
Large Multi-Processor Systems-on-Chip use Networks-on-Chip with a high degree of reusability and scalability for message communication. Therefore, network infrastructure is a cruc...
Mohammad Arjomand, Hamid Sarbazi-Azad
ISCA
1998
IEEE
129views Hardware» more  ISCA 1998»
13 years 11 months ago
Memory System Characterization of Commercial Workloads
Commercial applications such as databases and Web servers constitute the largest and fastest-growing segment of the market for multiprocessor servers. Ongoing innovations in disk ...
Luiz André Barroso, Kourosh Gharachorloo, E...