Sciweavers

774 search results - page 103 / 155
» Experiences of low power design implementation and verificat...
Sort
View
NCA
2007
IEEE
14 years 3 months ago
On the Evaluation of Shortest Journeys in Dynamic Networks
The assessment of routing protocols for wireless networks is a difficult task, because of the networks’ highly dynamic behavior and the absence of benchmarks. However, some of ...
Afonso Ferreira, Alfredo Goldman, Julian Monteiro
ISCA
2008
IEEE
201views Hardware» more  ISCA 2008»
13 years 8 months ago
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures
Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the...
Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri
GRAPHITE
2003
ACM
14 years 2 months ago
A 3D robot simulation for education
This paper describes the work-in-progress of creating an artificial 3D environment and robot, suitable for educational simulation. A visual 3D vehicle robot, equipped with a monoc...
Tim L. Dunn, Aster Wardhani
VLSISP
2008
159views more  VLSISP 2008»
13 years 8 months ago
Effective Code Generation for Distributed and Ping-Pong Register Files: A Case Study on PAC VLIW DSP Cores
The compiler is generally regarded as the most important software component that supports a processor design to achieve success. This paper describes our application of the open re...
Yung-Chia Lin, Chia-Han Lu, Chung-Ju Wu, Chung-Lin...
GLVLSI
2005
IEEE
104views VLSI» more  GLVLSI 2005»
14 years 2 months ago
Wave-pipelined 2-slot time division multiplexed (WP/2-TDM) routing
The ever-increasing number of transistors on a chip has resulted in very large scale integration (VLSI) systems whose performance and manufacturing costs are driven by on-chip wir...
Ajay Joshi, Jeffrey A. Davis