Sciweavers

352 search results - page 55 / 71
» Experiences with Soft-Core Processor Design
Sort
View
HIPC
2004
Springer
14 years 2 months ago
A Parallel State Assignment Algorithm for Finite State Machines
This paper summarizes the design and implementation of a parallel algorithm for state assignment of large Finite State Machines (FSMs). High performance CAD tools are necessary to...
David A. Bader, Kamesh Madduri
ISPDC
2003
IEEE
14 years 2 months ago
OCEAN: The Open Computation Exchange and Arbitration Network, A Market Approach to Meta Computing
— Rapid advancements in processor and networking technologies have led to the evolution of cluster and grid computing frameworks. These high-performance computing environments ex...
Pradeep Padala, Cyrus Harrison, Nicholas Pelfort, ...
PDP
2003
IEEE
14 years 2 months ago
Automatic Optimisation of Parallel Linear Algebra Routines in Systems with Variable Load
Abstract. In this work an architecture of an automatically tuned linear algebra library proposed in previous works is extended in order to adapt it to platforms where both the CPU ...
Javier Cuenca, Domingo Giménez, José...
FPL
2003
Springer
164views Hardware» more  FPL 2003»
14 years 2 months ago
FPGA Implementations of the RC6 Block Cipher
RC6 is a symmetric-key algorithm which encrypts 128-bit plaintext blocks to 128-bit ciphertext blocks. The encryption process involves four operations: integer addition modulo 2w ,...
Jean-Luc Beuchat
IPPS
2002
IEEE
14 years 2 months ago
Implementing the NAS Benchmark MG in SAC
SAC is a purely functional array processing language designed with numerical applications in mind. It supports generic, high-level program specifications in the style of APL. How...
Clemens Grelck