Sciweavers

128 search results - page 14 / 26
» Exploring Design Options Rationally
Sort
View
INTEGRATION
2007
98views more  INTEGRATION 2007»
13 years 7 months ago
Hashchip: A shared-resource multi-hash function processor architecture on FPGA
The ubiquitous presence of mobile devices and the demand for better performance and efficiency have motivated research into embedded implementations of cryptography algorithms. I...
T. S. Ganesh, Michael T. Frederick, T. S. B. Sudar...
DGO
2008
112views Education» more  DGO 2008»
13 years 8 months ago
Mapping theory to practice: a cartographic analysis of public safety networks
This paper provides an interim report on ongoing data collection and analysis efforts as part of a large-scale study of information technology- focused interagency collaborations ...
Christine B. Williams, M. Lynne Markus, Michael Ty...
VIS
2004
IEEE
156views Visualization» more  VIS 2004»
14 years 9 months ago
Force-Feedback-Enhanced Navigation for Interactive Visualization of Coronary Vessels
Coronary heart disease (CHD) is the number one killer in the United States. Although it is well known that CHD mainly occurs due to blocked arteries, there are contradictory resul...
Thomas Wischgoll, Elke Moritz, Jörg Meyer
CORR
2008
Springer
158views Education» more  CORR 2008»
13 years 7 months ago
Declarative Combinatorics: Isomorphisms, Hylomorphisms and Hereditarily Finite Data Types in Haskell
This paper is an exploration in a functional programming framework of isomorphisms between elementary data types (natural numbers, sets, finite functions, permutations binary deci...
Paul Tarau
ICS
2009
Tsinghua U.
14 years 2 months ago
Cancellation of loads that return zero using zero-value caches
The speed gap between processor and memory continues to limit performance. To address this problem, we explore the potential of eliminating Zero Loads—loads accessing memory loc...
Md. Mafijul Islam, Sally A. McKee, Per Stenstr&oum...