Sciweavers

128 search results - page 20 / 26
» Exploring Design Options Rationally
Sort
View
IPPS
2000
IEEE
14 years 1 days ago
Augmenting Modern Superscalar Architectures with Configurable Extended Instructions
The instruction sets of general-purpose microprocessors are designed to offer good performance across a wide range of programs. The size and complexity of the instruction sets, how...
Xianfeng Zhou, Margaret Martonosi
LPNMR
2009
Springer
14 years 2 months ago
Application of ASP for Automatic Synthesis of Flexible Multiprocessor Systems from Parallel Programs
Configurable on chip multiprocessor systems combine advantages of task-level parallelism and the flexibility of field-programmable devices to customize architectures for paralle...
Harold Ishebabi, Philipp Mahr, Christophe Bobda, M...
ICCAD
2006
IEEE
150views Hardware» more  ICCAD 2006»
14 years 4 months ago
Conjoining soft-core FPGA processors
Soft-core programmable processors on field-programmable gate arrays (FPGAs) can be custom synthesized to instantiate only those hardware units, such as multipliers and floating-po...
David Sheldon, Rakesh Kumar, Frank Vahid, Dean M. ...
WOWMOM
2009
ACM
164views Multimedia» more  WOWMOM 2009»
14 years 2 months ago
Selecting vertical handover candidates in IEEE 802.11 mesh networks
The IEEE 802.11 working group currently integrates the option of mesh networking into its standard for WLANs. In addition to WLAN meshes, future wireless networks will be expanded...
Sven Wiethölter, Adam Wolisz
HPDC
2008
IEEE
14 years 2 months ago
Issues in applying data mining to grid job failure detection and diagnosis
As grid computation systems become larger and more complex, manually diagnosing failures in jobs becomes impractical. Recently, machine-learning techniques have been proposed to d...
Lakshmikant Shrinivas, Jeffrey F. Naughton