Sciweavers

1136 search results - page 180 / 228
» Exploring the multiple-GPU design space
Sort
View
ICCAD
1997
IEEE
142views Hardware» more  ICCAD 1997»
14 years 2 months ago
Library-less synthesis for static CMOS combinational logic circuits
Traditional synthesis techniques optimize CMOS circuits in two phases i) logic minimization and ii) library mapping phase. Typically, the structures and the sizes of the gates in ...
Sergey Gavrilov, Alexey Glebov, Satyamurthy Pullel...
ISCA
1997
IEEE
137views Hardware» more  ISCA 1997»
14 years 2 months ago
A Language for Describing Predictors and Its Application to Automatic Synthesis
As processor architectures have increased their reliance on speculative execution to improve performance, the importance of accurate prediction of what to execute speculatively ha...
Joel S. Emer, Nicholas C. Gloy
CANDT
2009
14 years 2 months ago
Facilitating participatory decision-making in local communities through map-based online discussion
Geographic information systems and online mapping technologies have been widely used for supporting participatory decision-making in local communities. However, limited studies ha...
Bo Yu, Guoray Cai
PACS
2000
Springer
83views Hardware» more  PACS 2000»
14 years 1 months ago
A Comparison of Two Architectural Power Models
Reducing power, on both a per cycle basis and as the total energy used over the lifetime of an application, has become more important as small and embedded devices become increasi...
Soraya Ghiasi, Dirk Grunwald
DAC
1995
ACM
14 years 1 months ago
Hierarchical Optimization of Asynchronous Circuits
Abstract— Many asynchronous designs are naturally specified and implemented hierarchically as an interconnection of separate asynchronous modules that operate concurrently and c...
Bill Lin, Gjalt G. de Jong, Tilman Kolks