Sciweavers

621 search results - page 31 / 125
» Extending Platform-Based Design to Network on Chip Systems
Sort
View
CDES
2006
100views Hardware» more  CDES 2006»
13 years 9 months ago
Integrity and Integration Issues for Nano-Tube Based Interconnect Systems
: As we continue miniaturization of circuits into nano-scale, interconnects have been recognized as the limiting factor for next generation of computing structures. To increase the...
Tulin Mangir
DSN
2008
IEEE
14 years 2 months ago
A fault-tolerant directory-based cache coherence protocol for CMP architectures
Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater...
Ricardo Fernández Pascual, José M. G...
ACC
2011
164views more  ACC 2011»
12 years 7 months ago
IMS and Presence Service Integration on Intelligent Transportation Systems for Future Services
Once some stable solutions appear to be found at physical and network layers for cooperative Intelligent Transportation Systems (ITS), deploying vehicular services and managing the...
Andrés Garcia, José Santa, Antonio M...
SP
2010
IEEE
226views Security Privacy» more  SP 2010»
13 years 11 months ago
Chip and PIN is Broken
—EMV is the dominant protocol used for smart card payments worldwide, with over 730 million cards in circulation. Known to bank customers as “Chip and PIN”, it is used in Eur...
Steven J. Murdoch, Saar Drimer, Ross J. Anderson, ...
ISPD
2005
ACM
116views Hardware» more  ISPD 2005»
14 years 1 months ago
A fast algorithm for power grid design
This paper presents an efficient heuristic algorithm to design a power distribution network of a chip by employing a successive partitioning and grid refinement scheme. In an it...
Jaskirat Singh, Sachin S. Sapatnekar