A fault-tolerant directory-based cache coherence protocol for CMP architectures

Current technology trends of increased scale of integration are pushing CMOS technology into the deepsubmicron domain, enabling the creation of chips with a significantly greater number of transistors but also more prone to transient failures. Hence, computer architects will have to consider reliability as a prime concern for future chip-multiprocessor designs (CMPs). Since the interconnection network of future CMPs will use a significant portion of the chip real state, it will be especially affected by transient failures. We propose to deal with this kind of failures at the level of the cache coherence protocol instead of ensuring the reliability of the network itself. Particularly, we have extended a directorybased cache coherence protocol to ensure correct program semantics even in presence of transient failures in the interconnection network. Additionally, we show that our proposal has virtually no impact on execution time with respect to a non fault-tolerant protocol, and just ...

• Type: Conference
• Year: 2008
• Where: DSN
• Authors: Ricardo Fernández Pascual, José M. García, Manuel E. Acacio, José Duato
• Keywords: Cache Coherence Protocol, Computer Networks, DSN 2008, Interconnection Network, Transient Failures