6348 search results - page 1130 / 1270 » Extensible control architectures |
208
click to vote
ICDE
2008
IEEE
16 years 4 months ago
2008
IEEE
Abstract-- With fast paced growth of digital data and exploding storage management costs, enterprises are looking for new ways to effectively manage their data. One such cost-effec...
146
Voted
VIS
2007
IEEE
16 years 4 months ago
2007
IEEE
Just as we can work with two-dimensional floor plans to communicate 3D architectural design, we can exploit reduced-dimension shadows to manipulate the higher-dimensional objects ...
124
Voted
DAC
2009
ACM
16 years 4 months ago
2009
ACM
Within-die variation in leakage power consumption is substantial and increasing for chip-level multiprocessors (CMPs) and multiprocessor systems-on-chip. Dealing with this problem...
131
Voted
DAC
2008
ACM
16 years 4 months ago
2008
ACM
Clock skew minimization is always very important in the clock tree synthesis. Due to clock gating, the clock tree may include different types of logic gates, e.g., AND gates, OR g...
140
click to vote
DAC
2007
ACM
16 years 4 months ago
2007
ACM
This paper presents a variation resilient circuit design technique for maintaining parametric yield of design under inherent variation in process parameters. We propose to utilize...