Sciweavers

363 search results - page 43 / 73
» FPGA interconnect design using logical effort
Sort
View
CSREAESA
2006
13 years 10 months ago
Design and Implementation of SoPC with Multi-Bus on a Chip
SoPC (System on a Programmable Chip) is one important kind of SoC solution based on PLD (Programmable Logic Device). At the same time, PBD (Platform-based Design) has become popul...
Fangjun Jian, Jizhong Han, Chengde Han, Qin Zhang,...
DATE
2010
IEEE
168views Hardware» more  DATE 2010»
14 years 1 months ago
A new placement algorithm for the mitigation of multiple cell upsets in SRAM-based FPGAs
Modern FPGAs have been designed with advanced integrated circuit techniques that allow high speed and low power performance, joined to reconfiguration capabilities. This makes new...
Luca Sterpone, Niccolò Battezzati
ICDE
2007
IEEE
131views Database» more  ICDE 2007»
14 years 3 months ago
Enhancing Secured Service Interoperability with Decentralized Orchestration
Several current research efforts in business process modeling are investigating XML-based executable formal specification languages. The availability of the latter allows modeled...
Ustun Yildiz, Claude Godart
FPL
2003
Springer
81views Hardware» more  FPL 2003»
14 years 2 months ago
A TCP/IP Based Multi-device Programming Circuit
This paper describes a lightweight Field Programmable Gate Array (FPGA) circuit design that supports the simultaneous programming of multiple devices at different locations throug...
David V. Schuehler, Harvey Ku, John W. Lockwood
ERSA
2010
199views Hardware» more  ERSA 2010»
13 years 6 months ago
Reconfigurable Sparse Matrix-Vector Multiplication on FPGAs
Cache-based, general purpose CPUs perform at a small fraction of their maximum floating point performance when executing memory-intensive simulations, such as those required for sp...
Russell Tessier, Salma Mirza, J. Blair Perot